The desk
Die Brief

DIE.BRIEF

Hardware desk
Systems SINGLE-SOURCE

Jalapeño runs on Turin, not Vera

The Die Brief Desk, after Tom's Hardware

OpenAI's Jalapeño ASICs ship with AMD EPYC Turin as the host CPU, per a hardware VP, and no performance figure was printed alongside the claim.

Picture from tomshardware.com
Picture from tomshardware.com

The Jalapeño ASICs are deployed with AMD EPYC Turin CPUs as host processors. No figure was measured in the frame. The Tom's Hardware page carries a verbal statement from OpenAI's hardware VP and nothing else.

What was left out: no node, no clock, no wattage, no deployment count, no date. The "maturity level" comment about Nvidia Vera standalone is a qualitative judgment, not a number. The page does not say how many Jalapeño units are in production, what interconnect links them to Turin, or what the host CPU does beyond hosting.

The constraint here is not silicon. By pairing Jalapeño with Turin rather than Vera, OpenAI is telling the buyer that the accelerator's control plane and memory management run on an x86 host already in volume production. Vera, whatever its architecture, is not ready to carry that load standalone. What the page does not establish is whether Jalapeño's throughput depends on the host CPU or merely on its availability. That is a schedule constraint, not a performance one.

What is still unmeasured: the compute-to-host ratio, the interconnect bandwidth between Jalapeño and Turin, the power draw of the combined node, and whether the maturity gap is a software issue or a silicon issue. None of those numbers appear in the page.

The deployment decision was made before Vera reached a usable state, which is a schedule constraint, not a performance one. The document does not establish whether Jalapeño's throughput depends on the host CPU or merely on its availability.

Pairing Jalapeño with Turin means the control plane and memory management run on an x86 host already in volume production. Vera's standalone maturity gap is a schedule issue, not a silicon issue, and the page provides no number to distinguish the two.

Jalapeño ASICs deployed with AMD EPYC Turin as host CPUs · Hardware VP: Vera standalone 'a little bit behind' on · No performance, power, or silicon figure measured · No deployment count, node, or SKU printed

After Tom's Hardware. We did not report this. The pictures, if any, are theirs.

October 02, 2026 · 2 min
Copy link Share to X